

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/780,526	02/17/2004	Milan Pophristic	EMCORE 3.0-084	1505
530	7590 05/03/2006		EXAMINER	
LERNER, DAVID, LITTENBERG,			GEBREMARIAM, SAMUEL A	
	. & MENTLIK AVENUE WEST		ART UNIT PAPER NUMBER	
WESTFIELD	, NJ 07090		2811 DATE MAILED: 05/03/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		T 2				
Office Action Summary		Application No.	Applicant(s)	V		
		10/780,526	POPHRISTIC ET AL			
		Examiner	Art Unit			
		Samuel A. Gebremariam	2811			
Period fo	The MAILING DATE of this communication apports.	pears on the cover sheet with t	he correspondence address -			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANS IN THE MAIL	ATE OF THIS COMMUNICAT 36(a). In no event, however, may a reply will apply and will expire SIX (6) MONTHS , cause the application to become ABAND	FION. be timely filed from the mailing date of this communication ONED (35 U.S.C. § 133).			
Status		·				
1)[🛛	Responsive to communication(s) filed on 03 Fe	ebruary 2006.				
		action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is					
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11	1, 453 O.G. 213.			
Dispositi	on of Claims					
4)⊠	Claim(s) <u>1-17,19-36 and 71-73</u> is/are pending	in the application				
	4a) Of the above claim(s) is/are withdraw	· ·	•			
	Claim(s) is/are allowed.	Hom consideration.				
·	Claim(s) <u>1-17,19-36 and 71-73</u> is/are rejected.					
	Claim(s) is/are objected to.	•	•			
	Claim(s) are subject to restriction and/or	r election requirement				
٥,١	are subject to restriction and/or	r election requirement.				
Applicati	on Papers					
9) 🗌	The specification is objected to by the Examine	r.				
10)	The drawing(s) filed on is/are: a) \square acce	epted or b) \square objected to by t	he Examiner.			
	Applicant may not request that any objection to the	drawing(s) be held in abeyance.	See 37 CFR 1.85(a).			
	Replacement drawing sheet(s) including the correcti	ion is required if the drawing(s) is	s objected to. See 37 CFR 1.121	(d).		
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Of	fice Action or form PTO-152.	` ,		
Priority u	ınder 35 U.S.C. § 119					
12) 🗌 .	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 11	9(a)-(d) or (f).			
a)[☐ All b)☐ Some * c)☐ None of:					
	1. Certified copies of the priority documents	s have been received.				
	2. Certified copies of the priority documents	s have been received in Appli	cation No			
	3. Copies of the certified copies of the prior	ity documents have been rec	eived in this National Stage			
	application from the International Bureau	ı (PCT Rule 17.2(a)).				
* S	see the attached detailed Office action for a list	• • • • • • • • • • • • • • • • • • • •	eived.			
		•				
Attachment	r(s)	•				
	e of References Cited (PTO-892)	4) 🔲 Interview Sumn				
	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Ma				
	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	5) Notice of Inform 6) Other:	nal Patent Application (PTO-152)			
J.S. Patent and Tr		, 7, 1, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,				
PTOL-326 (R		tion Summary	Part of Paper No./Mail Date 0420	006		

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-2 and 4-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al., Pub. No. US 2003/0010993 in view of Parikh et al, WO 03/026021.

Regarding claim 1, Nakamura teaches (fig. 1) a method of forming a semiconductor layer structure, the method comprising: forming a modulation doped layer (4) atop at least a portion of another layer (3) by forming at least one sub-layer of doped nitride semiconductor (refer to paragraph [0054]) and at least one sub-layer undoped nitride semiconductor (refer to paragraph [0054]) atop the at least portion of the another layer (3).

Nakamura does not explicitly state that the modulation-doped layer has a doping concentration of at most 2E16cm⁻³.

Parikh teaches an n-doped GaN doped with impurities concentration in the range of 5x10E14 to 5x10E17 per cm-3 (page 21) in the process of forming a gallium nitride based diodes.

Therefore it would obvious to one of ordinary skill in the art at the time the invention was made to adjust the modulation doped layer concentration as taught by

Art Unit: 2811

Parikh in the process of Nakamura in order to form a high quality film with improved crystallinity.

Furthermore parameters such as concentration in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device characteristics during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the modulation doped layer concentration as claimed in the process of Nakamura in order to form a high quality film with improved crystallinity.

Regarding claim 2, Nakamura teaches substantially the entire claimed structure of claim 1 above including the forming step includes forming alternating sub-layers of doped nitride semiconductor and undoped nitride semiconductor (layer 4, [0054]) atop the at least portion of the another layer (3).

Regarding claim 4, Nakamura teaches substantially the entire claimed structure of claim 1 above except explicitly stating that diffusing dopants from the sub-layer of doped nitride semiconductor into the sub-layer of undoped nitride semiconductor to form the modulation doped layer, the doped layer having a doping concentration that is substantially uniform.

It is conventional in the art to form doped regions by diffusing dopants from one layer to another. Furthermore parameters such as doping level in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device characteristics during fabrication.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to dope the undoped layer as claimed in order to form a layer with improved conductivity.

Regarding claims 5 and 6, Nakamura teaches substantially the entire claimed structure of claim 1 above including the modulation-doped layer includes a gallium nitride-based semiconductor and the modulation-doped layer included GaN ([0054]).

Regarding claim 7, Nakamura teaches substantially the entire claimed structure of claim 1 above including the modulation-doped layer is n-type (the modulation doped layer 4 has silicon as dopant hence n-type [0054]).

Regarding claim 8, Nakamura teaches substantially the entire claimed structure of claim 1 above including the modulation-doped layer has a doping concentration of at least 4E15cm⁻³ (the modulation doped layer has more than what is claimed, refer to [0054]).

Regarding claims 9-11, Nakamura teaches substantially the entire claimed structure of claim 1 above including the modulation-doped layer has a thickness of at least 0.2 μ m, or at most 10 μ m (the modulation doped layer has a thickness of 1 μ m, refer to [0054]) and the doped sub-layer is at least 0.005 μ m ([0054]).

Regarding claims 12-13, Nakamura teaches substantially the entire claimed structure of claim 1 above except explicitly stating that the modulation-doped layer has a thickness of most 0.1 μ m or the undoped sub-layer has a thickness of at least 0.005 μ m.

Art Unit: 2811

Parameters such as thickness in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device characteristics during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the thickness of the modulation doped layer as claimed in order to form a high quality film with improved crystallinity.

Regarding claim 14, Nakamura teaches substantially the entire claimed structure of claim 1 above including the undoped sub-layer of the modulation doped layer has a thickness of at most 0.1 μ m (the undoped sub-layer has a thickness of 0.002 μ m [0054]).

5. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, Parikh and in view of D' Evelyn et al., Pub. No. US 2002/0155634.

Nakamura teaches substantially the entire claimed process of claim 1 above except explicitly stating that the forming step is carried out by process selected from the group consisting of reactive sputtering, metal organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE) and atomic layer epitaxy.

D' Evelyn teaches forming a nitride-based layer by MOCVD (paragraph [0063]).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the process of using MOCVD taught by D' Evelyn to form the modulation doped layer in the process of Nakamura in order to improve better coverage during deposition.

Art Unit: 2811

6. Claims 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, Parikh and in view of Lee et al., Pub. No. US 2001/0034116.

Regarding claim 15, Nakamura teaches substantially the entire claimed structure of claim 1 above except explicitly stating that forming a Schottky junction includes forming a metal contact layer atop the modulation doped layer.

It is conventional to form Schottky junction and is also taught by Lee (fig. 8) forming a Schottky contact/junction by forming a metal contact (44) in the process of forming a semiconductor device with a Schottky contact.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the Schottky junction taught by Lee in the process of Nakamura in order to form a rectifying junction with an excellent electrical characteristics.

Regarding claim 16, Nakamura teaches substantially the entire claimed structure of claims 1 and 15 above except explicitly stating forming an ohmic contact on another portion of the another layer.

It is conventional to form an ohmic contact and is also taught by Lee (fig. 8) forming an ohmic contact by forming contact (45) in the process of forming a semiconductor device with an ohmic contact.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the ohmic contact taught by Lee in the process of Nakamura in order to form a contact with an excellent electrical characteristics.

7. Claims 17 and 19-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, D' Evelyn et al., Pub. No. US 2002/0155634 and in view of Parikh.

Regarding claim 17, Nakamura teaches (fig. 1) forming a modulation doped layer (4) atop at least a portion another layer (3) by forming alternating sub-layers of doped nitride semiconductor (layer 4, [0054]) and undoped nitride semiconductor (layer 4, [0054]) atop the at least portion of the another layer (3);

Nakamura does not explicitly teach forming a metallic contact layer atop at least part of the modulation doped layer to form a Schottky junction therewith; and forming at least one further metallic contact layer on at least part of the another layer in substantially ohmic contact therewith or a ratio of an on-resistance of the Schottky diode to a breakdown voltage of the Schottky diode is at most $2x10^{-5} \Omega \cdot cm^2 /v$.

D' Evelyn teaches (fig. 4) a method of forming a Schottky diode, the method comprising: forming a metallic contact layer (310) atop at least part of a modulation doped layer (302, 314) to form a Schottky junction therewith (Schottky contact is formed between 210 and 302); and forming at least one further metallic contact layer (312) on at least part of another layer (310) in substantially ohmic contact therewith (ohmic contact is formed between 312 and 316).

D' Evelyn does not explicitly teach that a ratio of an on-resistance of the Schottky diode to a breakdown voltage of the Schottky diode is at most $2x10^{-5} \Omega \cdot \text{cm}^2$ /v.

Art Unit: 2811

Parikh teaches breakdown voltage fields of 2x10E6 V/cm for a GaN based device. By finding the ratio of the on-resistance to the breakdown one can get the ratio of an on-resistance of the Schottky diode to a breakdown voltage of the Schottky diode.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the process of forming a metallic contact layer atop at least part of the modulation doped layer to form a Schottky junction; and forming at least one further metallic contact layer on at least part of the another layer in substantially ohmic contact as taught by D' Evelyn in the process of Nakamura in order to form a photodetector device with improved sensitivity.

Furthermore it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the ratio of on-resistance to the breakdown voltage as claimed in the combined process of Nakamura, D' Evelyn and Parikh in order to form a diode with better electrical characteristics. Since the combined process teaches the same layers as the claimed invention, the ratio of the on-resistance to the breakdown voltage would be closer to the claimed invention.

Furthermore parameters such as ratio of on-resistance to breakdown voltage in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device characteristics during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the ratio of on-resistance to the breakdown voltage as claimed in the combined process of Nakamura, D' Evelyn and Parikh in order to form a diode with better electrical characteristics.

Regarding claim 19, Nakamura teaches substantially the entire claimed process of claim 17 above including the step of forming the modulation doped layer is carried out by MOCVD (D' Evelyn, paragraph [0063]).

Regarding claims 20 and 21, Nakamura teaches substantially the entire claimed process of claim 17 above including a gallium nitride-based semiconductor and includes GaN (D' Evelyn paragraph [0052]).

Regarding claim 22, Nakamura teaches substantially the entire claimed process of claim 17 above including the modulation-doped layer is n-type (D' Evelyn, fig. 4).

Regarding claims 23 and 24, Nakamura teaches substantially the entire claimed process of claim 17 above including the modulation doped has a thickness of at least 0.2 μ m or at most 10 μ m (D' Evelyn, layer 316 is in the range of 1-10 μ m).

Regarding claim 25, Nakamura teaches substantially the entire claimed process of claim 17 above including the doped sub-layer of the modulation doped layer has a thickness of at least 0.005 μ m (D' Evelyn, layer 316 is in the range of 1nm -10 μ m).

Regarding claims 26-28, Nakamura teaches substantially the entire claimed process of claim 17 above except explicitly stating that the doped sub-layer modulation-doped layer has a thickness of at most 0.1 μ m, the undoped sub-layer has a thickness of at least 0.005 μ m or at most 0.1 μ m.

Parameters such as thickness in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device characteristics during fabrication.

Art Unit: 2811

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the thickness of both the doped and undoped sub-layers of the modulation doped layer as claimed in the process of Nakamura in order to form a high quality film with improved crystallinity.

Regarding claim 29, Nakamura teaches substantially the entire claimed process of claim 17 above including the first metal contact layer is nickel (D' Evelyn, [0053]).

Regarding claim 30, Nakamura teaches substantially the entire claimed process of claim 17 above except explicitly stating that the another layer comprises another doped layer of nitride semiconductor and the method further comprises forming the another layer atop a substrate prior to the step of forming the modulation doped layer atop the at least portion of the another layer, the modulation doped layer and the another layer being of the same conductivity type, the another layer being of the same conductivity type, the another layer being doped layer.

However Parikh teaches (fig. 1) the use of highly doped layer (12) formed over a substrate (11) in the process of forming a nitride based diode.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the substrate portion of the diode structure as taught by Parikh in the process of Nakamura in order to provide a better crystal structure transition between the substrate and the remainder of the device. Therefore the combined process of Nakamura, D' Evelyn and Parikh teaches the another layer comprises another doped layer of nitride semiconductor (12, Parikh) and the method

further comprises forming the another layer atop a substrate (11, Parikh) prior to the step of forming the modulation doped layer (4, Nakamura) atop the at least portion of the another layer (3, Nakamura), the modulation doped layer and the another layer being of the same conductivity type (n), the another layer being of the same conductivity type (n), the another layer being more highly doped than the modulation doped layer (n+verses n).

Parameters such as concentration in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device characteristics during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the modulation doped layer concentration and another doped layer as claimed in the process of D' Evelyn in order to form a high quality film with improved crystallinity.

Regarding claims 31-33, Nakamura teaches substantially the entire claimed process of claim 17 above including the another doped layer includes a gallium nitride-based (refer to [0052]) semiconductor, the another doped layer includes GaN ([0052]) and the another doped layer is n-type ([0052], D' Evelyn).

Regarding claim 34, Nakamura teaches substantially the entire claimed process of claim 17 except explicitly stating that the another doped layer has a doping concentration of at least 4E18 cm⁻³.

Art Unit: 2811

Parameters such as concentration in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device characteristics during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the another doped layer concentration as claimed in the process of Nakamura in order to form a high quality film with improved crystallinity.

Regarding claim 35, Nakamura teaches substantially the entire claimed process of claim 17 above including the substrate is selected from the group consisting of sapphire (Parikh page 7, lines 30 to page 8, lines 1-2).

8. Claims 71-73 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, D' Evelyn, Parikh in view of Nakamura.

Regarding claim 71, D' Evelyn teaches (fig. 4) a method of forming a Schottky diode, the method comprising: forming a lower layer of n-type doped nitride semiconductor (316) atop a substrate (306); forming an upper layer (314, 302) atop at least a portion of the lower layer of nitride semiconductor (316), the sub-layers being formed metal organic chemical vapor deposition (MOCVD, paragraph [0063]), forming a first metal contact layer (310) atop the upper layer of nitride semiconductor (302) such that a Schottky contact is formed (contact between 302 and 310); and forming a second metal contact layer (312) atop the lower layer of nitride semiconductor (316) such that an ohmic contact is formed (contact between 316 and 312).

D' Evelyn does not explicitly teach that forming the upper top layer by forming alternating sub-layers of n-type doped nitride semiconductor and undoped nitride semiconductor or the lower layer of nitride semiconductor being more highly doped than the upper layer of nitride semiconductor and a ratio of an on-resistance of said Schottky diode to a breakdown voltage of said Schottky diode is at most $2x10^{-5} \Omega \cdot cm^2 /v$.

Nakamura teaches the advantage of forming alternating layers of doped and undoped sub-layers of nitride semiconductors (4) in the process of forming nitride based semiconductor device (fig. 1) with improved crystallinity.

Parikh teaches the breakdown voltage fields of 2x10E6 V/cm for a GaN based device. By finding the ratio of the on-resistance to the breakdown on can get the ratio of an on-resistance of the Schottky diode to a breakdown voltage of the Schottky diode. Since the combined process teaches the same layers as the claimed invention, the ratio of the on-resistance to the breakdown voltage would closer the claimed invention.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the process of forming a super lattice doped and undoped layer taught by Nakamura in the process of D' Evelyn in order to improve the crystallinity of the layers.

Furthermore parameters such as concentration and ratio of on-resistance to breakdown voltage in the art of semiconductor manufacturing process are subject to routine experimentation and optimization to achieve the desired device characteristics during fabrication.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to adjust the upper layer doping layer concentration and the ratio of on-resistance to breakdown voltage as claimed in the process of D' Evelyn in order to form a high quality film with improved crystallinity.

Regarding claim 72, D' Evelyn teaches substantially the entire claimed process of claim 71 above including the at least one of the upper layer (302) of nitride semiconductor and the lower layer (314) of nitride semiconductor includes a gallium nitride-based semiconductor (paragraph [0052]).

Regarding claim 73, D' Evelyn teaches substantially the entire claimed process of claim 71 above including at least one of the upper layer (302) of nitride semiconductor and the lower layer (314) of nitride semiconductor includes GaN (paragraph [0052]).

9. Claim 36 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura, D' Evelyn, Parikh in view of Sheu et al., US patent No. 6,712,478.

Regarding claim 36, Nakamura teaches substantially the entire claimed process of claim 17 above except explicitly stating that the ohmic metal contact layer is selected from the group consisting of aluminum/titanium/platinum/gold (Al/Ti/Pt/Au) and titanium/aluminum/platinum/gold (Ti/Al/Pt/Au).

However Sheu teaches (fig.3) where the ohmic metal contact layer (162) is formed of Ti/Al/Pt/Au in the process of forming light emitting device.

Application/Control Number: 10/780,526 Page 15

Art Unit: 2811

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the ohmic metal contact taught by Sheu in the process of Nakamura in order to reduce the contact resistance.

Response to Arguments

- 10. Applicant's arguments filed 2/3/2006 have been fully considered but they are not persuasive. With regards to claims 1-16 and 71-73, applicant argues that a person of ordinary skill in the art would not look to a reference that describes the doping concentration range of a continuously doped layer for teaching of the doping concentration of a modulation doped layer. In response, generally difference in concentration does not support the patentability of subject matter encompassed by the prior art unless there is evidence indicating such concentration or temperature is critical. "[W]here the general conditions of claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). See also In re Hoeschele, 406 F.2d 1403, 160 USPQ 809 (CCPA 1969). For more recent cases applying this principle, see Merck & Co. Inc. v. Biocraft Laboratories Inc., 874 F.2d 804, 10 USPQ2d 1843 (Fed. Cir.), cert. Denied, 493 U.S. 975 (1989), and In re Kulling, 897 F.2d 1147, 14 USPQ2d 1056 (Fed. Cir. 1990).
- 11. Applicant's arguments with respect to claims 17, and 19-36 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2811

Conclusion

13. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samuel A. Gebremariam whose telephone number is (571) 272-1653. The examiner can normally be reached on 8:00am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAG April 20, 2006

> DOUGLAS W. OWENS PRIMARY EXAMINER

Douglan K. Onen 5/1/06